

1/4





Serial No.:

2/4




Fig. 4A

Ingress Flow

receive circuit data 405 from time slot read memory to 410 determine routing info for circuit direct data to Queue based on 415 port number in routing info 425 no collect enough data frame 420 to fill fsdu then add boundary header yes 430 send fsdu into packet fabric

Fig. 48

Egress Flow






Figure 4C



Serial No.:


3/4



Serial No.:

4/4

Fig. 6






Figure 8

control Cell _o Routing Header	ontrol Cell ₁
--	--------------------------

OR

Routing Header ₀
Control Cell ₀
Routing Header ₁
Control Cell ₁
Control Cell ₁